Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	275	380/29.ccls. and @ad<"20000126"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/07/22 14:20
L2	269	380/37.ccls. and @ad<"20000126"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/07/22 14:51
L3		("6870929").PN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/07/22 14:23
L4	1006	(("6671771").PN.) or "5673319".PN. or "5673319".PN. or "5513262".PN. or "5513262".URPN. or "5513262".PN. or "5513262".PN. or "5513262".PN. or "5481613".PN. or "5481613".URPN. or "5373559".PN. or "5373559".PN. or "5341426".PN. or "5341426".PN. or "5341426".PN. or "5315658".PN. or "5315658".PN. or "5200999".PN. or "5200999".PN. or "4607137".PN. or "4607137".URPN. or "4405829".PN. or "4405829".PN. or "4405829".PN. or "4200770".PN. or "5703952".PN. or "5703952".PN. or "5673319".PN. or "5673319".PN. or "5671284".PN. or "5671284".PN. or "5671284".PN. or "5623549".URPN. or "5606616".PN. or "5606616".URPN. or "514703".PN. or "5384848".PN. or "5384848".URPN. or "5384848".PN. or "5384848".URPN. or "5384848".PN. or "5384848".URPN. or "5606616".PN. or "5384848".URPN. or "5384848".URPN. or "5606616".PN. or "4995082".PN. or "4933969".URPN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/07/22 14:29
L5	59	(L1 or L2) and L4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/07/22 14:32

L6	4185	((hardware or IC or circuit or chip)	US-PGPUB;	OR	ON	2007/07/22 14:40
	1203	with (encrypt\$3 or decrypt\$3 or crypto\$)).ab.	USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB			2007/07/22 14.40
L7	1467	L6 and @ad<"20000126"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/07/22 14:35
L8	348	L7 and ("380"/\$.ccls. or "713"/\$.ccls. or "726"/\$.ccls.)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/07/22 14:52
L9	28	L8 and (L1 or L2)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/07/22 14:46
L10	355	"6870929" "6549622" "6327654" "6081895" "6069956" "6038317" "6028939" "6028933" "5848154" "5687237" "5647001" RE35403 "5381480" "5317639" "5214704" "5121429" "5063596" "5038376" "4910776" "4907275" "4797928" "4634808" "4543646"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/07/22 14:39
L11	226	L10 and @ad<"20000126"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/07/22 14:40
L12	115	((hardware or IC or circuit or chip) with (encrypt\$3 or decrypt\$3 or crypto\$)) and L11	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/07/22 14:41
L13	64	((combinat\$3 or combin\$3 or multipl\$3 or several or many or group\$3) with (logic or algorithm or method or function\$3)) and L12	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON ·	2007/07/22 14:48

	<del></del>		1	T -		
L14	11	L13 and DES and block and chain\$3	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/07/22 14:48
L15	53	L13 not L14	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/07/22 14:44
L16	318	L8 not L11	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/07/22 14:46
L17	143	((combinat\$3 or combin\$3 or multipl\$3 or several or many or group\$3) with (logic or algorithm or method or function\$3)) and L16	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/07/22 14:52
L18	16	L17 and DES and block and chain\$3	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/07/22 14:49
L19	8850	"digital signal processor" with (improv\$3 or high\$3 or fast\$3 or enhanc\$3 or quick\$3 or speed\$3)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/07/22 14:51
L20	3673	L19 and @ad<"20000126"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/07/22 15:04
L21	85	L20 and ("380"/\$.ccls. or "713"/\$.ccls. or "726"/\$.ccls.)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/07/22 14:52

L22	67	((combinat\$3 or combin\$3 or multipl\$3 or several or many or group\$3) with (logic or algorithm or method or function\$3)) and L21	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/07/22 14:53
L23	11	("6704871").URPN.	USPAT	OR	ON	2007/07/22 15:03
L24	0	L23 and @ad<"20000126"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/07/22 15:05
L25	4	"6658578" and @ad<"20000126"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/07/22 15:05
L26	2	("6810475").URPN.	USPAT	OR	ON	2007/07/22 15:06

Home | Login | Logout | Access Information | Alerts | Sitemap | Help

## Welcome United States Patent and Trademark Office

□□Search Results

**BROWSE** 

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "(((faster and encryption and circuit)<in>metadata)) <and> (pyr >= 1950 <and> py..."
Your search matched 17 of 1618078 documents.

e-mail 🖶 printer triendly

#### A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order. » Search Options **Modify Search** View Session History (((faster and encryption and circuit)<in>metadata)) <and> (pyr >= 1950 <and> pyr <= Search > **New Search** Check to search only within this results set Display Format: © Citation C Citation & Abstract » Key IEEE JNL IEEE Journal or view selected items-Magazine Select All Deselect All **IET JNL** IET Journal or Magazine 1. On the VLSI implementation of the international data encryption algorithm IDEA **IEEE CNF** IEEE Conference Proceeding Wolter, S.; Matz, H.; Schubert, A.; Laur, R.; Circuits and Systems, 1995. ISCAS '95., 1995 IEEE International Symposium on **IET CNF IET Conference** Volume 1, 28 April-3 May 1995 Page(s):397 - 400 vol.1 Proceeding Digital Object Identifier 10.1109/ISCAS.1995.521534 IEEE STD IEEE Standard AbstractPlus | Full Text: PDF(376 KB) IEEE CNF Rights and Permissions 2. Security and performance optimization of a new DES data encryption chip Verbauwhede, I.; Hoornaert, F.; Vandewalle, J.; De Man, H.J.;

Security and performance optimization of a new DES data encryption chip Verbauwhede, I.; Hoornaert, F.; Vandewalle, J.; De Man, H.J.;
 Solid-State Circuits, IEEE Journal of Volume 23, Issue 3, June 1988 Page(s):647 - 656
 Digital Object Identifier 10.1109/4.302
 AbstractPlus | Full Text: PDF(960 KB) IEEE JNL Rights and Permissions

3. Speech encryption based on fast Fourier transform permutation

Borujeni, S.E.;

Electronics, Circuits and Systems, 2000. ICECS 2000. The 7th IEEE International Conference on

Volume 1, 17-20 Dec. 2000 Page(s):290 - 293 vol.1 Digital Object Identifier 10.1109/ICECS.2000.911539

AbstractPlus | Full Text: PDF(284 KB) | IEEE CNF

Rights and Permissions

4. Concurrent error detection in block ciphers

Fernandez-Gomez, S.; Rodriguez-Andina, J.J.; Mandado, E.;

Test Conference, 2000. Proceedings. International

3-5 Oct. 2000 Page(s):979 - 984

Digital Object Identifier 10.1109/TEST.2000.894310

AbstractPlus | Full Text: PDF(468 KB) | IEEE CNF

Rights and Permissions

5. Reusable cryptographic VLSI core based on the SAFER K-128 algorithm with 251.8 Mbit/s throughput

Schubert, A.; Meyer, V.; Anheier, W.;

Signal Processing Systems, 1998. SIPS 98. 1998 IEEE Workshop on

8-10 Oct. 1998 Page(s):437 - 446

Digital Object Identifier 10.1109/SIPS.1998.715806

AbstractPlus | Full Text: PDF(560 KB) | IEEE CNF

Rights and Permissions

6. `SUPERCRYPT' ASIC technology facilitates a new device family for data encryption Mundt, KH.; Eichel, H.;  Euro ASIC '92, Proceedings.  1-5 June 1992 Page(s):356 - 359  Digital Object Identifier 10.1109/EUASIC.1992.228002  AbstractPlus   Full Text: PDF(336 KB) IEEE CNF
Rights and Permissions
7. A cryptographic chip for ISDN and high speed multi-media applications Daemen, J.; Claesen, L.; Genoe, M.; Peeters, G.; Govaerts, R.; Vandewalle, J.; VLSI Signal Processing, VI, 1993., [Workshop on] 20-22 Oct. 1993 Page(s):12 - 20 Digital Object Identifier 10.1109/VLSISP.1993.404507
AbstractPlus   Full Text: PDF(352 KB) IEEE CNF Rights and Permissions
8. An architecture of F(2 <sup>2N</sup> ) multiplier for elliptic curves cryptosystem Sutikno, S.; Surya, A.;
Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symposium on Volume 1, 28-31 May 2000 Page(s):279 - 282 vol.1 Digital Object Identifier 10.1109/ISCAS.2000.857084
AbstractPlus   Full Text: PDF(240 KB) IEEE CNF Rights and Permissions
 <ol> <li>Advanced VLSI validated input security device employing data and hardware validation features         Iliev, V.; Dlay, S.S.; McLauchlan, M.R.; Koelmans, A.M.; Kinniment, D.J.;         Computers and Digital Techniques, IEE Proceedings-         Volume 136, Issue 6, Nov 1989 Page(s):471 - 477     </li> </ol>
AbstractPlus   Full Text: PDF(668 KB) IET JNL
10. Rapid prototype of a fast data encryption standard with integrity processing for cryptographic applications Guendouz, H.; Bouaziz, S.; Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Volume 6, 31 May-3 June 1998 Page(s):434 - 437 vol.6
Digital Object Identifier 10.1109/ISCAS.1998.705304 <u>AbstractPlus</u>   Full Text: <u>PDF(248 KB)</u> IEEE CNF <u>Rights and Permissions</u>
11. Radiation tolerant digital signal processor transformation Sampson, S.; Ramaswamy, S.; Alcorn, C.; Haddad, N.; Lawson, D.; Page, T.; Scandalis, G.; Scott, T.; Robinson, P.; Bain, D.; Aerospace Conference, 1999. Proceedings. 1999 IEEE Volume 2, 6-13 March 1999 Page(s):263 - 272 vol.2 Digital Object Identifier 10.1109/AERO.1999.793171
AbstractPlus   Full Text: PDF(784 KB) IEEE CNF Rights and Permissions
 12. CADIC: computer-aided design on internet with cryptosystem  Dong-Eun Lee; Seung-Il Kang; Jae-Hong Song; Juho Kim;  Systems, Man, and Cybernetics, 1998. 1998 IEEE International Conference on  Volume 3, 11-14 Oct. 1998 Page(s):2670 - 2674 vol.3  Digital Object Identifier 10.1109/ICSMC.1998.725063
AbstractPlus   Full Text: PDF(468 KB) IEEE CNF Rights and Permissions
ASIC cryptographical processor based on DES  Verbauwhede, I.; Hoornaert, F.; Vandewalle, J.; De Man, H.; <u>Euro ASIC '91</u>

27-31 May 1991 Page(s):292 - 295 Digital Object Identifier 10.1109/EUASIC.1991.212850 AbstractPlus | Full Text: PDF(440 KB) IEEE CNF Rights and Permissions

14. A Fast VLSI Multiplier for GF(2<sup>m</sup>)

Scott, P.; Tavares, S.; Peppard, L.; Selected Areas in Communications, IEEE Journal on Volume 4, Issue 1, Jan 1986 Page(s):62 - 66 AbstractPlus | Full Text: PDF(416 KB) IEEE JNL

Rights and Permissions

15. Subterranean: A 600 Mbit/sec cryptographic VLSI chip

Claesen, L.; Daemen, J.; Genoe, M.; Peeters, G.; Computer Design: VLSI in Computers and Processors, 1993. ICCD '93. Proceedings., 1993 IEEE International Conference on 3-6 Oct. 1993 Page(s):610 - 613

Digital Object Identifier 10.1109/ICCD.1993.393304

AbstractPlus | Full Text: PDF(368 KB) IEEE CNF

Rights and Permissions

16. Design and implementation of RSA cryptosystem using multiple DSP chips

Er, M.H.; Wong, D.J.; Sethu, A.A.; Ngeow, K.S.; Circuits and Systems, 1991., IEEE International Sympoisum on 11-14 June 1991 Page(s):49 - 52 vol.1 Digital Object Identifier 10.1109/ISCAS.1991.176270

AbstractPlus | Full Text: PDF(256 KB) | IEEE CNF

Rights and Permissions

17. A radix-4 modular multiplication hardware algorithm efficient for iterative modular multiplications

Takagi, N.;

Computer Arithmetic, 1991. Proceedings., 10th IEEE Symposium on 26-28 June 1991 Page(s):35 - 42

Digital Object Identifier 10.1109/ARITH.1991.145531

AbstractPlus | Full Text: PDF(568 KB) IEEE CNF

Rights and Permissions

indexed by inspec Help Contact Us Privacy & Security IEEE.org © Copyright 2006 IEEE - All Rights Reserved



Home | Login | Logout | Access Information | Alerts | Sitemap | Help

## **Welcome United States Patent and Trademark Office**

Search Results

**BROWSE** 

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "(((without and memory and encryption and circuit)<in>metadata)) <and> (pyr >= 1950 &l..." Your search matched 2 of 1618078 documents.

e-mail 🖶 printer friendly

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

### » Search Options

View Session History
New Search

» Key

IEEE JNL IEEE J

IEEE Journal or Magazine

IET JNL

IET Journal or Magazine
IEEE Conference

IEEE CNF

Proceeding

IET CNF

IET Conference Proceeding

IEEE STD IEEE Standard

**Modify Search** 

(((without and memory and encryption and circuit)<in>metadata)) <and> (pyr >= 1950)

Check to search only within this results set

view selected items

Select All Deselect All

1. Antifuse EPROM circuit for field programmable DRAM

Joo-Sun Choi; Jae-Kyung Wee; Ho-Youb Cho; Phil-Jung Kim; Jin-Keun Oh; Chang-Hyuk Lee;

Jin-Yong Chung; Sea-Chung Kim; Woodward Yang;

Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International

International

7-9 Feb. 2000 Page(s):406 - 407

Digital Object Identifier 10.1109/ISSCC.2000.839836

AbstractPlus | Full Text: PDF(233 KB) | IEEE CNF

Rights and Permissions

2. An antifuse EPROM circuitry scheme for field-programmable repair in DRAM

Jae-Kyung Wee; Woodward Yang; Eui-Kyu Ryou; Joe-Sun Choi; Seung-Han Ahn; Jin-Yong Chung; Sea-Chung Kim;

Solid-State Circuits, IEEE Journal of

Volume 35, Issue 10, Oct. 2000 Page(s):1408 - 1414

Digital Object Identifier 10.1109/4.871316

AbstractPlus | References | Full Text: PDF(324 KB) | IEEE JNL

Rights and Permissions

Help Contact Us Privacy & Security IEEE.org

© Copyright 2006 IEEE – All Rights Reserved

indexed by inspec\*



Home | Login | Logout | Access Information | Alerts | Sitemap | Help

## Welcome United States Patent and Trademark Office

□□Search Results

**BROWSE** 

SEARCH

**IEEE XPLORE GUIDE** 

SUPPORT

Results for "(((combinational and encryption and circuit)<in>metadata)) <and> (pyr >= 1950 <and..." Your search matched 4 of 1618078 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

⊠e-mail 🖶 printer friendly

Search >

### » Search Options

View Session History

New Search

\*\* Key

IEEE JNL IEEE Journal or Magazine

IET JNL IET Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IET CNF IET Conference Proceeding

IEEE STD IEEE Standard

**Modify Search** 

(((combinational and encryption and circuit)<in>metadata)) <and> (pyr >= 1950 <and

Check to search only within this results set

view selected items | Select All Deselect All

1. Synthesis of robust delay-fault-testable circuits: practice

Devadas, S.; Keutzer, K.;

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on

Volume 11, Issue 3, March 1992 Page(s):277 - 300

Digital Object Identifier 10.1109/43.124416

AbstractPlus | Full Text: PDF(2188 KB) IEEE JNL

Rights and Permissions

2. Design of integrated circuits fully testable for delay-faults and multifaults

Devadas, S.; Keutzer, K.;

Test Conference, 1990. Proceedings., International

10-14 Sept. 1990 Page(s):284 - 293

Digital Object Identifier 10.1109/TEST.1990.114034

AbstractPlus | Full Text: PDF(916 KB) | IEEE CNF

Rights and Permissions

3. A single-chip FPGA implementation of the data encryption standard (DES) algorithm

Wong, K.; Wark, M.; Dawson, E.;

Global Telecommunications Conference, 1998. GLOBECOM 98. The Bridge to Global

Integration, IEEE

Volume 2, 8-12 Nov. 1998 Page(s):827 - 832 vol.2 Digital Object Identifier 10.1109/GLOCOM.1998.776849

AbstractPlus | Full Text: PDF(304 KB) | IEEE CNF

Rights and Permissions

4. Non-intrusive BIST for systems-on-a-chip

Chiusano, S.; Prijetto, P.; Wunderlich, H.-J.;

Test Conference, 2000. Proceedings. International

3-5 Oct. 2000 Page(s):644 - 651

Digital Object Identifier 10.1109/TEST.2000.894259

AbstractPlus | Full Text: PDF(916 KB) IEEE CNF

Rights and Permissions

Help Contact Us Privacy & Security IEEE.org

© Copyright 2006 IEEE – All Rights Reserved

